Oscillosope Introduce and Application

Andy Lin Rohde-Schwarz Taiwan



Architecture vs Specifications





Bandwidth

Oscilloscope Record Length



Record Length is the total number of sampling point in an acquisition of the signal.
Number of Samples = Record Length



Scope has a finite memory, thus choosing a suitable sampling rate and time scale is critical for user to determine the record length needed for observing the waveform.

Signal processing requires memory too, heavy signal processing can result in drop in record length

System Bandwidth Considerations Filtering :

Due to the system (probe + scope) bandwidth, higher frequencies tend to be attenuated (bandwidth limitation)



Bandwidth & Rise Time Considerations

Rise Time Measurement Accuracy

BW * t_{rise_10-90} = 0.35 t_{rise_10-90} = 0.35 / BW



I Measured rise time depends on intrinsic rise time of the scope

$$t_{rise_measure}^2 = t_{rise_intrinsic}^2 + t_{rise_signal}^2$$

I Example:

- I maximum 3% error for 2 ns rise time
- I limit of measured rise time: 2.06 ns
- <=0.5 ns intrinsic rise time (~700 MHz Bandwidth)</p>

HDE&SCHWARZ Multiple Domain Debugging Environment

Vertical System

I Channel Input



- Input is either 2 or 4 Channels
- Input Voltage Rating: Installation Category I or II
- Active Probe is not compatible with other vendors, but it is able to use a converter for achievement





Vertical System

I Amplifiers

- Input sensitivity (typically): 1mV/div (0.5mV/div @HD model) ... 5V/div in 1-2-5 steps
- Instrument usually has 3-4 set of Amplifiers by sensitivity range
- The higher sensitivity range set of amplifiers do have limitation on bandwidth.



Digital Oscilloscope Architecture: Sampling & Acquisition

I ADCs Vertical Bits Resolution

An 8-bit ADC represent up to 256 quantization levels.A full-scale signal will utilize the full range of the ADC.



Triggering I Trigger System

I Get stable display of repetitive waveforms

-Howard C. Vollum and Jack Murdock invented the triggered oscilloscope in 1946, allowing engineers to display a repeating waveform in a coherent, stationary manner on the phosphor screen

- I Isolate events & capture signal before and after event
- I Define dedicated condition for acquisition start

Pre-trigger Pre-trigger Trigger



Trigger system basically work by aligning the position of all the samples that meet the required trigger condition relatively







R&S[®]RTx Features: Digital Trigger

R&S[®] digital trigger:

I Identical path for trigger and acquisition



- No mismatch between displayed signal and trigger point
- Signal processing of acquisition applicable to trigger signal (deskew, lowpass filter)



trigger jitter < 1 ps





K12 & K13 Jitter Concept Analysis Tool

Jitter Measurement

Persistence

Histogram

Track

CDR

Jitter Wizard

Eye Diagram

2

&

Overview Analysis Tool for Clock & Eye

Statistics

Cumulative measurement result to show mean, peaks & Standard Deviation of the result

Persistence

• Simple way to emulate phosphorous screen to measure spread of crossing points

Histogram

 Graphical representation of distribution of data. Supports to investigate jitter, noise & PDF of measurement value or waveform crossing

Track

 Track curve shows the measured results over time for acquired waveforms, revealing trend of changes with respect to time

Spectrum

Display waveform in frequency domain to enable viewing of waveform from another intuitive dimension

Eye Diagram

 Overlaying of multiple waveforms Unit Interval to reveal signal deviations from reference define from embedded (CDR) or external clock



E&SCHWARZ

2

&

With K12, users can now access automatic measurement

86 Ŵ

list

rd 🕨

CDR setup

100 ns

ons Sensor

2014-11-30

ments 🗮

Result export |

Reference

Levels

Threshold

middle

al error" measurement

Horizonta

200 n

150 ne





DE&SCHWARZ



Multiple Domain Debugging Environment

HDE&SCHWARZ



CHWARZ

Cursor can be placed on persistence waveforms signal edge

2014-11-30

28 ns

29 ns 29.6 r

60 ns

Info

Horizontal

cl: 20 ns/div

Scl: 58 mV/div Cpl: DC 1MΩ Dec:Sa | TA: Off

Trigger

Jitter Measurement

Persistence

Histogram <u>Waveform</u> Measurement Multi-Meas Histogram Bin Track CDR

Jitter Wizard

Eye Diagram

í

Histogram Waveform

Waveform histogram can show cumulative distribution of a signal jitter based on level crossing



Histogram needs to be 1 pixel size around trigger value to see jitter distribution at the level





Jitter Measurement

Persistence

Histogram

- Waveform <u>Measurement</u> Multi-Meas
- Histogram Bin

Track

CDR

Jitter Wizard

Eye Diagram

1

Histogram Measurement

Histogram can also be generated based on cumulative results of a measurements to allow user to see the statistic trend



Peaks for unbounded jitter depends on measurement interval. Waveform count is important to limit the effect of such peak to peak jitter spread





K12 allows user to visualize multiple measured result in an acquisition as trace







í nì

Track Configuring

Track trace can be move & rescale based on user need









CHWARZ

Jitter Measurement

Persistence

Histogram

Track

CDR

CDR Concept SW CDR Display SW CDR HW CDR Display HW CDR TIE Concept Setting up TIE

Jitter Wizard

Eye Diagram



Clock Data Recovery

CDR Concept

- To recover clock edges from data, a simple mechanism called the phase locked loop (PLL) is used
- PLL compares feedback signal with a reference using phase comparator and signals voltage controlled oscillator (VCO) to match up the phase. In the feedback loop, a divider is used so that reference does not have to be the exact frequency of output
- A filter is introduce between phase detector and VCO to control how PLL responds to changes, ie Lock range, lock time, settling time, damping, etc.



Jitter Measurement

Persistence

Histogram

Track

CDR

CDR Concept SW CDR Display SW CDR HW CDR Display HW CDR TIE Concept Setting up TIE

Jitter Wizard

Eye Diagram

Clock Data Recovery

PLL Order & Damping

- 1st Order PLL is the most fundamental architecture and useful as a reference to understand complex higher order PLL. Some characteristics:
 - Medium jitter filtering towards high frequency
 - Medium jitter tolerance
 - Limited control

2nd Order PLL has added complexities to enabled it to:

- Filter out high frequency component of incoming jitter
- Jitter tolerance of 2nd order always is lower than 1UI
- Damping ratio controls transient response of 2nd order PLL, it defines how fast PLL settle down and bandwidth of the PLL
- Overdamping could cause ringing & overshoot while underdamping could cause slower response and more phase error

2

&

Jitter Measurement

Persistence

Histogram

Track

CDR

CDR Concept <u>SW CDR</u> Display SW CDR HW CDR Display HW CDR TIE Concept Setting up TIE

Jitter Wizard

Eye Diagram



E&SCHWARZ

Clock Data Recovery

Software CDR

SW CDR acquires enough edges from the acquisition to recreate a clock through calculation. It emulates receiver PLL via software



2





Jitter Wizard

Eye Diagram



Clock Data Recovery Displaying Software CDR (2)

SW CDR need enough edges to be able to synchronize the clock Zooming in we can observe the recovered clock edge







Eye Diagram

Overview

Overlaying multiple UI is the quick and easy way to observe signal integrity issue, rise/fall time mismatch and even jitter





Eye Diagram

Configuring: Edge Trigger with Either Slope Method

Simplest method of creating an Eye using edge trigger & persistence but limited in jitter measurement



Not the best Eye Method because it is hard to determine if all transitions are overlap and jitter increase (time base error) as we move further away from trigger point.

Still this is quick and easy to allow observable signal issues and basic jitter profile.



Overview Jitter Measurement Persistence Histogram Track CDR **Jitter Wizard** Eye Diagram Overview Configuring **Measurements**

Eye Diagram Configuring: CDR Method

Triggering on recovered clock emulate receiver characteristics and is best for eye & jitter measurement



Impact of time base accuracy is minimized. Every UI will experience similar jitter and higher confidence of transitions collection



í i



SCHWARZ

Eye Diagram

RTO Equipped with automated Eye measurements



Eye related measurement can be done

Measurements in "Real Time"

R&S[®]RTx Features: Easy MASK

I Mask: settings in only seconds

- I Easy and quick configuration
- I High acquisition rate
- I Reliable results
- I Standard in the R&S®RTx
- I Seup condition when mask hit





Reset all mask test results

R&S[®]RTx Features: History Mode

- I always available
- I Up to 250.000 acquisitions are stored
- I Trigger event includes time stamp
- I All waveforms can be replayed and analyzed
- Analyze previous acquisitions - always available in history buffer



DR4 Signal Integrity & Compliance Testing Interposers

- I DDR JEDEC compliance focus on SDRAM chip and specifies measurement at package ball
- I On single-sided DIMM or PCB, it is still possible to probe behind the package
- I For design without access to back of PCB, interposer is the best option





READ / WRITE Separation

- I R&S offers most stable R/W separation based on only DQ and DQS signal
- I Additional information is with ChipSelect signal for in depth debugging available
- I Reliable R/W separation is key for data eye analysis





DDR4 Signal Integrity &Compliance Testing DDR data eye

- I Data Eye display is the most important tool for Signal Integrity analysis!
- I R&S implementation is very powerful and provides most insides
 - I Use w/r decoding as timing reference
 - I Read / Write filter
 - I Mask test
 - I Zoom coupling on mask violations







DDR data eye

E&SCHWARZ



Zoom coupling of mask violations

Thank You

