

## 以Double Pulse Tester協助寬能隙半導體於

電源轉換器功率級的設計及驗證

Using Double Pulse Tester to Assist in the Design and Verification of Wide Bandgap-Based Power Stage for Converter/Inverter

臺北科技大學 電機系 黃明熙 2023.11



## **Outline**

- □ Introduction
- **□** Key Components
- □ DPT in Power Switch Applications
- □ DPT in Power Stage Design and Verifications
- □ DPT Demo



## **Objectives**

## **Traditional applications of the DPT**

- Measure key parameters the power switch
- Measure voltage stress and loss for the power switch
- Investigate reverse characteristics for parasitic diode or diode
- □ Verify gate driver for the power switch


## **DPT** applications for power stage design

- Measure stray inductance(s) of the main power flow path
- Measure the influence of stray inductance(s) on the turn-off voltage spike of power switch
- Investigate the current sharing phenomena among paralleled power switches
- □ Verify the Spice model of the power switch
  - Investigate magnetic flux saturation of the transformer/choke



## **Power Stage Design for Converter/Inverter**


## □ Efficiency estimation and thermal design



**Estimate losses of power stage** under required driving cycle and output power by Spice model using co-simulation for thermal design







**Virtual design** 



## **Power Stage Design for Converter/Inverter**

## □ Key issues and tools for the power stage design

- √ Q3D: extract the parasitic parameters
- ✓ Spice model: characteristics analysis of power switch
- ✓ Twin Builder/circuit simulation S/W: operation of the power stage (stress/current sharing) and losses estimation for thermal design
- ✓ Double pulse test: verify the simulation results

**Simulation Tools** 

**Verification** 

#### **Power switch**

\*stress analysis

\*characteristics of steady/ transient state

\*losses

#### **Thermal design**

\*losses estimation

\*cooling methodologies

#### **Busbar design**

\*stray inductance

\*current sharing among capacitors

#### **DC link capacitor**

\*impedance vs. frequency

\*estimate losses

#### **Power connection bar**

\*current density distribution


\*loss

Paralleled operation of power switches current sharing at steady and transient state




## **Fundamental of the DPT**

## Equivalent circuit and test pattern







## **Double Pulse Tester – Function Block**






## **DPT Test Items**







## **DPT Test Items**





## **Double Pulse Tester Equipment**

## ☐ Dynamic power device analyzer/double pulse tester



#### **Static**

Output characteristics On-resistance Threshold voltage Transconductance
Junction, input, output and reverse transfer capacitance Breakdown voltage Gate charge

#### **Dynamic**

Turn-on characteristics Turn-off characteristics Dynamic on-resistance Dynamic current and voltage Switching characteristics Reverse recovery Gate charge Derived output characteristics

Ruggedness testing(at high voltages and high temperatures)

**Short-circuit conduction time** Short-circuit energy Avalanche energy

#### **DPT Parameters**

Group	Parameters	Description	Associated Standards
Turn-On Characteristics	$t_{d(on)},t_r,t_{on},e_{(on)},dv/dt,$ $di/dt$	Characterizes how quickly the transistor can turn on, the maximum di/dt and dv/dt, and the resulting energy loss. Contributes to switching loss characteristic.	FET – IEC 60747-9 IGBT - 60747-8
Turn-Off Characteristics	$t_{\text{d(off)}},t_{\text{f}},t_{\text{off}},e_{(\text{off)}},d\text{v/d}t,\\$ $d\text{i/d}t$	Characterizes how quickly the transistor can turn off, the maximum di/dt and dv/dt, and the resulting energy loss. Contributes to switching loss characteristic.	FET – IEC 60747-9 IGBT - 60747-8
Switching Characteristics	$\begin{array}{l} I_d \text{ vs. t, } V_{ds}, \text{ vs. t, } V_{gs} \text{ vs. t,} \\ I_g \text{ vs. t, Clamped } V_{ds} \text{ vs. t,} \\ e \text{ vs. t, } I_d \text{ vs } V_{ds} \text{ (switching locus)} \end{array}$	These time-based parameters are waveforms retrieved directly from the oscilloscope. The $I_{d}$ vs $V_{ds}$ (switching locus) are derived from the waveforms.	
Reverse Recovery	$t_{rr}$ , $Q_{rr}$ , $E_{rr}$ , $I_{rr}$ , $I_{d}$ vs. $t$	Characterization of reverse recovery of body diode in vertical FETs. Provides additional timing information regarding how quickly the transistor can switch between on and off.	IEC 60747-8
Gate Charge	$\begin{aligned} &V_g \text{ vs. } Q_g, \\ &(Q_{gs}(\text{th}),  Q_{gs}(\text{pl}),  Q_{gd}) \end{aligned}$	The voltage and the current of the gate are measured during a double pulse turn-on operation. The charge on the gate during different gate voltage transitions is characterized. This parameter is used to determine the driving loss of the transistor.	IEC 60747-8 IEC 60474-9
Derived Output Characteristics	$I_d \ vs. \ V_g, \ I_d \ vs. \ V_d$	Provides basic transfer characteristics for the semiconductor.	



## **Double Pulse Tester (Board Level)**

### **□** Littelfuse

Electrical Specifications						
Parameter Typical Value Maximum Rating Units						
Input DC Link Voltage	800	1000	V			
Input Control Voltage	12	13.2	V			
Output Peak Current	-	100	А			
<b>Ambient Temperature</b>	-	55	°C			
<b>Gate Driving Voltage</b>	+20/-5	+22/-6	V			




Source: Dynamic Characterization Platform-littelfuse





Source: Evaluation Board for Cree's SiC MOSFET in a TO-247-4 Package





Source: High Temperature Characterization and Analysis of Silicon Carbide (SiC)

Power Semiconductor Transistors




## **Outline**


- □ Introduction
- **□** Key Components
- □ DPT in Power Switch Applications
- □ DPT in Power Stage Design and Verifications
- □ DPT Demo



## **Double Pulse Tester – Sensors**

## ☐ Short ground pin/probe tip adapter





## ☐ Fast response current sensor

	Current shunt resistor	Current transformer	Rogoski coil current probe
Pros	Best accuracy     High bandwidth	Isolated output	<ul><li>Minimum insertion inductance</li><li>Isolated output</li><li>Smallest size</li></ul>
Cons	<ul><li>Large size</li><li>Added loop inductance</li></ul>	<ul><li>Large size</li><li>Added loop inductance</li><li>Lower bandwidth</li></ul>	<ul><li>Low bandwidth</li><li>Not suitable for switching energy measurement</li></ul>
Best Use	Eon/Eoff measurement	<ul> <li>Application where high bandwidth is not required</li> </ul>	High current measurement. e.g.     Double pulse test
Equipment	<ul> <li>T&amp;M research co-axial current shunt</li> <li>SDN-414-10 (0.1Ω, 2GHz bandwidth)</li> <li>SSDN series for low insertion inductance</li> </ul>	Pearson 2877 current monitor	PEM CWT Ultra Mini 9.2Hz-30MHz, 300A
	SDN series	CAPTON TO THE PARTY OF THE PART	

Characterization Platformlittelfuse current sensor Real current **Distortion if** Risetime Delay

**Probe tip adapter for** measuring voltage Rise time > T<sub>r min</sub> Measured ---₹- 10% current

Source: Measurement Techniques for High-Speed GaN E-HEMTs-GaN Systems

Source: Dynamic



## **Double Pulse Tester – Current Sensor**


#### □Current sensor – coaxial resistor

## BW=1200MHz, rising time <=0.3ns, w/o delay and limited thermal capacity

#### SDN - 414 Series

SDN-414- 2 Watt Units - 1 5/8 Inch Case

Model	Resistance ohms	Bandpass MHz.	Risetime nsec.	Emax joules
SDN-414-01	0,01	400	1	6
SDN-414-025	0,025	1200	0,3	3
SDN-414-05	0,05	2000	0,18	2
SDN-414-10	0,1	2000	0,18	1



#### ORDERING INFORMATION

When ordering specify model number, wattage, and tolerance. Example: SDN-414-10, 2 watts, 4%. Please specify type of load terminals: standard wire=SDN - flat low impedance strips = TTSDN

Source: Investigation of the inductor's parasitic capacitance in the high frequency switching of the high voltage cascode GaN HEMT




	Bandwidth	Saturation	Linearity	$Material \ Technology$
Rogowski	$0.1 \sim 100 MHz$	No	Very good	simple
$\operatorname{CT}$	$0.1Hz \sim 100MHz$	Yes	Fair	simple
Hall	< 1MHz	Yes	Poor	complicated
GMR	$DC \sim 5MHz$	Yes	Fair	Very
GMI	$DC \sim 30 GHz$	No	Fair	complicated Very complicated
Shunt Coaxial Shunt	$DC \sim 10MHz$ $DC \sim 2GHz$	No No	Very good Very good	simple simple




## **Double Pulse Tester – Current Sensor**


□ Calibration of the Rogowski probe by high BW coaxial shunt resistor and

higher current.



The distorted amplitude is still ---existed after de-skew, which will
cause less accuracy in transient
measured results.







## **Double Pulse Tester – Current Sensor**

## □ Calibration of the Rogowski probe by high BW coaxial shunt resistor


Specification			
Vdc	48V		
Inductor	5.4μΗ		
MOSFET IPP041N41N3(120V 120A)			



		PE	PEAK		BW	
Part. No	Manufacturer	Current (kA)	di/dt (kA/us)	voltage (kV)	-3dB(MHz)	
CP9012S	Cybertek	0.12	8	1	30	



The de-skew time in both rising and falling time are near the same!







## **Double Pulse Tester – Voltage Probe**

## ■ Measurement equipment – high voltage probe





#### Voltage vs. frequency de-rating curve



Ref. https://www.iti.iwatsu.co.jp/en/products/accessories/Voltage\_probe5\_e.html




## **Double Pulse Tester - Inductor**

## □Inductor – without magnetic core to provide linear characteristic



$$L = \frac{V_{dc}}{i_{max}} \Delta t$$






## **Outline**

- **□** Introduction
- **□** Key Components
- □ DPT in Power Switch Applications
- □ DPT in Power Stage Design and Verifications
- □ DPT Demo



## **Double Pulse Tester – Test Plaform**

Parameter	Specification
DC link voltage	300V
Inductor	70uH
Maximal current	40A
Gate driver UCC21520	Dual channels/ 4A source /6A sink
DUT	H1M065F050 and IKW75N60T





## **Compare Different Power Switches**

## □ DUT- key parameters of the SiC MOSFET and IGBT

## **SIC MOSFET**

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Turn On Delay Time	t <sub>d(on)</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =-4/+20V,		16		
Rise Time	t <sub>r</sub>			17		
Turn Off Delay Time	t <sub>d(off)</sub>	I <sub>D</sub> =20A, R <sub>L</sub> =20Ω,		20		ns
Fall Time	t <sub>f</sub>	$R_{G(ext)} = 2.7 \Omega$		10		
C <sub>oss</sub> Stored Energy	E <sub>oss</sub>	$V_{GS}$ =0V, $V_{DS}$ =400V f=1MHz, $V_{AC}$ =25mV		24		
Turn-on Switching Energy	E <sub>on</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0/20V, I <sub>D</sub> =20A,		21*		μJ
Turn-off Switching Energy	E <sub>off</sub>	$R_{G(ext)} = 2.7 \Omega$		28*		
Internal Gate Resistance	R <sub>G(int.)</sub>	f=1MHz, V <sub>AC</sub> =25mV		1.2		Ω

<sup>\*</sup>Based on the results of calculation, note that the energy loss caused by the reverse recovery of free-wheeling diode is not included in Eon

Parameter	Symbol	Test Conditions	Тур.	Unit
Inverse Diode Forward Voltage	$V_{SD}$	$V_{GS}$ =0V, $I_{SD}$ =5A	3.0	V
Continuous Diode Forward Current	I <sub>s</sub>	V <sub>GS</sub> =-5V, T <sub>C</sub> =25°C	36	Α
Reverse Recovery Time	t <sub>rr</sub>	V <sub>GS</sub> =0V,	58	ns
Reverse Recovery Charge	Q <sub>rr</sub>	I <sub>SD</sub> =30A, V <sub>DS</sub> =400V,	122	nC
Peak Reverse Recovery Current	I <sub>rrm</sub>	di/dt=300A/μs	3.75	Α


#### **IGBT**

Davamatav	Cumbal	Canditions	Value			11
Parameter	Symbol	Conditions	min.	typ.	max.	Unit
IGBT Characteristic	•			•	•	
Turn-on delay time	t <sub>d(on)</sub>	T <sub>j</sub> =25°C,	-	33	-	ns
Rise time	t <sub>r</sub>	$V_{CC}$ =400V, $I_{C}$ =75A, $V_{GE}$ =0/15V.	-	36	-	
Turn-off delay time	t <sub>d(off)</sub>	$r_{\rm G}$ =5 $\Omega$ , $L_{\sigma}$ =100nH, $C_{\sigma}$ =39pF	-	330	-	
Fall time	$t_{f}$		-	35	-	
Turn-on energy	Eon	$L_{\sigma}$ , $C_{\sigma}$ from Fig. E Energy losses include	-	2.0	-	mJ
Turn-off energy	E <sub>off</sub>	"tail" and diode reverse	-	2.5	-	
Total switching energy	Ets	recovery.	-	4.5	-	
Anti-Parallel Diode Characteristic	•					
Diode reverse recovery time	$t_{rr}$	T <sub>j</sub> =25°C,	-	121	-	ns
Diode reverse recovery charge	Q <sub>rr</sub>	V <sub>R</sub> =400V, I <sub>F</sub> =75A,	-	2.4	-	μC
Diode peak reverse recovery current	I <sub>rrm</sub>	di <sub>F</sub> /dt=1460A/μs	-	38.5	-	Α
Diode peak rate of fall of reverse recovery current during $t_b$	di <sub>rr</sub> /dt		-	921	-	A/μs



## **Compare Different Power Switches**

## $\square$ Switching loss comparison ( $V_{dc}=300V$ , $R_g=5\Omega$ )




Switching loss of the SiC MOSFET and IGBT are 253.2µJ and 1597.0µJ, respectively.



## Miller Effect


## □ Larger current spike at turn-on transient





## Miller Effect

## □Miller effect at turn on transient (Q2 OFF ->ON and Q1 OFF)






## **Outline**

- **□** Introduction
- **□** Key Components
- □ DPT in Power Switch Applications
- □ DPT in Power Stage Design and Verifications
- □ DPT Demo



## The Influence of Stray Inductance on Power Stage Design


- □ Stray inductance may exist in power traces of PCB, leads of power switches (module), capacitor
- ☐ The stray inductance may induce voltage stress at turn-off transient, EMI , and imbalanced current sharing among paralleled power switches.





## The Influence of Stray Inductance on Power Stage Design

## □Extract and reduce stray inductance of main power flow path by Ansys Q3D in PCB design stage and use DPT to verify the design.



100kHz

1MHz

10MHz

10Hz

100Hz


1kHz

10kHz



## □Stray inductance measurement by impedance analyzer (WK 6500B)


#### **Valid method only for specified PCB shape**



	1MHz	10MHz
Calculated inductance by Q3D(nH)	5.17	4.21
Measured inductance by WK 6500B(nH)	4.18	3.67
Error	23.68%	14.71%


The measured error may be induced by the WK 6500B.

#### Measured accuracy (WK 6500B)






## □Three level LLC with SiC MOSFET (TO 247)







## □Three level LLC with SiC MOSFET (TO 247)





## □Three level LLC with SiC MOSFET (TO 247)







	L <sub>P</sub>	L <sub>01</sub>	L <sub>02</sub>	L <sub>N</sub>
Q3D	11.1nH	22.4nH	18nH	8.9nH
DPT	10.2nH	20.4nH	16.6nH	9.5nH
Error	7.8%	8.9%	7.6%	6.7%





## **Investigate the Effect of MLCC in GaN-Based Power Stage**

## **□** Power PCB layout









**Initial design** 


**Modified design** 

	Stray inductance (@30MHz)
Initial design	6.38nH
Modified design	1.34nH



## **Investigate the Effect of MLCC in GaN-Based Power Stage**


## ☐ Turn-off transient spike voltage measurement





## **□Power stack design with three paralleled IGBTs**

DC link voltage: 1000V




Corresponding author: Zheng-Feng Li (u94102@gmail



To load


## **□**The influence factors of balanced current sharing



---- Dynamic current path ---- Static current path


Influence factors	Dynamic	Static
Characteristic of power module	0	0
Gate driver	0	0
DC link busbar	0	0
Phase output bar (POB)	×	0


**Internal circulation** 







## **□Stray inductance distribution**










## MRID: The maximum ratio of inductance difference

$$MRID(\%) = \frac{\left|L_{POBC,1} - L_{POBC,2}\right|}{L_{POBC(Avg.)}} \times 100$$


$$L_{POBC(Avg.)} = \frac{\sum_{k=1}^{3} L_{POBC,k}}{3}$$



## □Test Setup





#### **Inductance of the copper nut**





## **□Co-simulation and measured results**







## **Outline**

- **□** Introduction
- **□** Key Components
- □ DPT in Power Switch Applications
- □ DPT in Power Stage Design and Verifications
- □ DPT Demo



# Q and A