

# Full Digital Control PFC Development & Design Tips 全數位控制PFC理論與實務



A Leading Provider of Smart, Connected and Secure Embedded Solutions




Edward Lee / [edwardlee@microchip.com](mailto:edwardlee@microchip.com)

June-25, 2024

# Agenda


- **Power Factor and its Significance**
- **How to Achieve Power Factor Correction**
- **Overview of Different Boost Type PFC Designs**
- **Digital PFC Control Algorithm**
- **Design Issue and Tips**



# What is Power Factor?

---

# What is Power Factor?



$$PF = \frac{\text{Real Power}}{\text{Apparent Power}} = \cos \phi$$

Applies for ideal sinusoidal waveforms for both voltage and current

# What is Power Factor?

- Power factor for an AC powered system is defined as the ratio of the real power flowing to the load, to the apparent power in the circuit.


$$PF = \frac{\textit{Real Power}}{\textit{Apparent Power}}$$

- PF is a dimensionless number between **0 and 1**.
- Power Factor is unity (**1**) when the voltage and current are **in phase**.
- For two systems with the same real power, the system with the lower PF will have higher circulating currents (**higher apparent power**).

# Examples of PF Degradation


## Case 1

Sinusoidal Current with phase shift




## Case 2

Semi-Sinusoidal Current with no phase shift




## Case 3

Non-Sinusoidal Current with phase shift



# Measuring Power Factor

- **Displacement factor = Real Power / apparent power =  $\cos \phi$**



- **Distortion Factor accounts for non-sinusoidal currents**

$$\text{Power Factor} = \underbrace{\cos \phi}_{\text{Displacement factor}} * \underbrace{\sqrt{\frac{1}{1 + (I_2 / I_1)^2 + (I_3 / I_1)^2 + \dots}}}_{\text{Distortion factor}} = \frac{\cos \phi}{\sqrt{1 + \text{THD}^2}}$$

**THD: Total Harmonic Distortion**


# How to Achieve Power Factor Correction

---



# SMPS Without PFC


- Off-line switch-mode power supply









- $C_{bulk}$  must be **large** enough to reduce voltage ripple and meet specified holdup requirements
- Restoring capacitor current occurs near the peak of AC input ( $V_{ac} > V_{out}$ ), resulting in large **current spikes**

# Active PFC Block Diagram

- **Typical Active PFC Requirements:**
  - Feedback Voltage
  - Input Voltage/Current
  - Compensation network (controller)
  - PWM




# Active PFC Solutions




# Boost Operating Modes



- **DCM, Discontinuous Conduction Mode**



- **BCM, Boundary (Critical) Conduction Mode**




- **CCM, Continuous Conduction Mode**



# Active PFC Example

- **Average Current Mode Control**

- The average current through the inductor is made to follow the input voltage profile to improve Power Factor and minimize current harmonics




# Overview of Different Boost Type PFC Designs

---


# Interleaved PFC

- Two independent boost converters connected in parallel operating  $180^\circ$  out of phase
- Great for high power applications with size constraints



# Benefits of IPFC



- Inductor ripple currents are out of phase and tend to cancel each other out. Best current ripple cancellation occurs at 50% duty cycle.
- Inductors stored energy requirement is  $\frac{1}{2}$  that of single phase PFC (reduction in magnetic volume)
- Interleaving also reduces the output capacitor ripple current
- Higher efficiency






# IPFC Ripple Cancellation

- Maximum ripple current will occur at the peak of the minimum input voltage (85Vac).
- Duty Cycle of ~70% yields an input current ripple that is ~60% of the inductor ripple current




# IPFC Reference Design



**Platinum-Rated 720W AC/DC Reference Design**

# Semi-Bridgeless PFC

- Also known as two/dual phase PFC
- AC input directly connected to Boost Inductors
- Two diodes in bridge rectifier used for In-Rush Current protection at Start-up. Other two diodes link PFC ground to input line
- Both phases can be driven simultaneously or in the case of digital control and to improve efficiency each phase is active when L/N is active





# Semi-Bridgeless PFC

- **Case 1: Line Positive**

- MOSFET Q1 switches
- Diode D3 Reversed Biased
- Current returns through D4 and through body diode Q2 and L2 (introduces new MOSFET losses)

- **Case 2: Neutral Positive**

- MOSFET Q2 switches
- Diode D4 Reversed Biased
- Current returns through D3 and through body diode Q1 and L1



# Semi-Bridgeless PFC Efficiency Improvements

- For universal input voltage range the peak current through the diode bridge occurs at 85Vac.
- The total bridge consumes ~2% of the input power at low line and about 1% at high line.
- If we eliminate one diode then we could gain ~1% efficiency at low line.


$$I_{D\_avg} = \frac{2}{\pi} \sqrt{2} * I_{line\_rms}$$

$$P_D = \frac{4\sqrt{2} * V_f * P_{out}}{\pi * \eta * V_{line\_rms}}$$

$$I_{line\_rms} = \frac{P_{out}}{\eta * V_{line\_rms}}$$

$$P_D = 2.1\% * \frac{P_{out}}{\eta}$$

# Semi-Bridgeless PFC Reference Design




750W AC/DC Reference Design



# Bridgeless PFC


- Efficiency is improved as the diode bridge is completely eliminated but MOSFET losses will increase
- Line is floating compared to PFC ground so simple circuitry (resistor divider network) to sense the input voltage can not be used. Instead an opto-coupler based circuit or low frequency transformer has to be used.
- EMI is difficult to reduce as more parasitic capacitance contribute to common mode noise.



# Bridgeless PFC


- **Case 1: Line Positive**

- MOSFET Q1 switches
- Current returns through Q2




- **Case 2: Neutral Positive**

- MOSFET Q2 switches
- Current returns through Q1








# Bridgeless Totem-Pole PFC



# Bridgeless Totem-Pole PFC



Inductor charging  
(Duty cycle =  $D$  on GaN2, S2 is on for +ve  $V_{ac}$ )




Inductor discharging  
(Duty cycle =  $1-D$  on GaN1, S2 is on for +ve  $V_{ac}$ )

+ve  $V_{AC}$   $\frac{1}{2}$  cycle :-

- GaN2 is active switch duty cycle  $D$
- GaN1 is sync switch duty cycle  $1-D$
- Si MOSFET S2 is ON


# Bridgeless Totem-Pole PFC



$-ve V_{AC} \frac{1}{2}$  cycle :-

- $GaN1$  is active switch duty cycle  $D$
- $GaN2$  is sync switch duty cycle  $1-D$
- Si MOSFET  $S1$  is ON

# dsPIC33C 1PH 3.8kW/7.6kW PFC/Inverter




# Key Specifications

Parameter	Min	Typical	Max	Units	Notes
AC voltage	90	230	265	V <sub>DC</sub>	DC operating mode also supported
AC current			16	A <sub>RMS</sub>	32A <sub>RMS</sub> for interleaved operation
DC Bus Voltage	390		420	V	
DC Bus Current			10	A	
Output Power (Non-interleaved)			3.8	kW	High line
Output Power (Interleaved)			7.4	kW	High line
Operating Line Frequency	47	50	65	Hz	
Switching Frequency		100		kHz	Demo operates at 100kHz
Efficiency			98.5	%	
Hold-up time			10	ms	
Inrush current			30	A <sub>PEAK</sub>	
Start-up time			2	s	
Ambient Operating Temperature	-40		50	°C	


# Main Microcontrollers

Fast switching leg  
(on SiC PIM)

Slow switching leg  
(on power board)



# dsPIC33CH (Dual Core)




dsPIC33CH512MP508 Device Shown

Full Digital Control PFC Development & Design Tips




# PFC Firmware






# PFC Test Setup



# Grid Tied Inverter Test Setup



# Power Board Visualizer

MainPage Monitoring Schematic diagram User guide Info

Name	Sense	Value	Unit	Plot
Vin	0	0	V rms	<input type="checkbox"/>
Vout	0	0	V	<input type="checkbox"/>
SiC card 1 Temp	0	-128	°C	<input type="checkbox"/>
SiC card 2 Temp	0	-128	°C	<input type="checkbox"/>

Buttons

Start PFC

Stop PFC

Vout Ref (V)

400

Set

Vac status flags

0000000000000000  
0x0000

Ph1 DC mode   
Ph1 AC OK   
High voltage

PFC Controller State

0000000000000000  
0x0000

PCS\_INIT   
PCS\_WAIT\_FAULT\_ACTIVE   
PCS\_STANDBY   
PCS\_VACOK   
PCS\_RELAYON   
PCS\_DELAY\_AFTER\_RELAYON   
PCS\_START\_CONTROL   
PCS\_SOFT\_START   
PCS\_UP\_AND\_RUNNING   
PCS\_STALL\_DEBUG

PFC Status Flags

0000000000000000  
0x0000


Run   
Stop   
Fault   
Ph1 OC   
Ph 2 OC   
Vout OV   
PFC Mode   
PFC Mode (voltage loop off)   
Grid Tie Inverter   
PFC Mode interleaved

Housekeeping Flags

0000000000000000  
0x0000

SiC card 1 5V OK   
SiC card 2 5V OK   
SiC card 1 OK   
SiC card 2 OK   
AUX 5V OK   
AUX 12V OK   
AUX 24V OK   
AUX comms OK   
SPI checksum OK   
SPI conn OK

# PFC: Key Waveforms




$V_{AC} = 230V_{RMS}$ ,  $I_{AC} = 16A_{RMS}$  (full load).

$V_{AC}$  generated using AC source.


Channel 2 (Purple): Input current ( $I_{AC}$ ).

Channel 3 (Blue): Input Voltage ( $V_{AC}$ ).

# PFC Efficiency



# PFC Power Loss



# Bridgeless Totem-Pole PFC Reference Design

transphorm


Test Setup and Conditions	
Evaluation Kit	TDTTP4000W066C-KIT
Operating frequency	66 kHz
Input voltage	85 V <sub>ac</sub> to 265 V <sub>ac</sub>
Output voltage	387 V <sub>dc</sub> ±5 V <sub>dc</sub> (programmable)
Digital power PIM	dsPIC33CK256MP506
GaN device	TP65H035G4WS
Gate resistor	30 Ω
Gate ferrite bead	200 Ω @ 100MHz
Snubber circuit	Not required
Deadtime	Programmable



Available  
at:




# 3-Phase Vienna PFC Reference Design






# Vienna Rectifier Topologies


Topology I  
Classical Version



Topology II



Topology III  
Reference Design (3-wire)



- **3-Level Modulation**

- Neutral, when MOSFET is on
- $\frac{1}{2} V_{DC}$  output, when upper FWD is on
- $-\frac{1}{2} V_{DC}$  output, when lower FWD is on

- **Topology I**

- **Pro's:** single MOSFET per phase, low-cost Si diodes, easy to control
- **Con's:** MOSFET losses significant

- **Topology II**


- **Pro's:** two MOSFETs per phase, fewer diodes, easy to control, lower MOSFET losses (on only for half-wave)
- **Con's:** lower power density than topology III

- **Topology III**


- **Pro's:** two MOSFETs per phase, no Si diodes, lower MOSFET losses over topology I (no switching losses for one half-wave), fewest components resulting in highest power density
- **Con's:** difficult to control

# 3-Phase Vienna PFC

Reference Design Schematic





## 30kW Vienna PFC



# Techniques to Shrink PFC


- Use GaN FETs → Higher switching frequency
  - Zero  $Q_{RR}$
  - Lower hard-switching loss
  - Smaller size
- Alternative topologies → Reduce passives
  - Interleaved TP
  - Multi-level
  - Cost offset by passive size reduction



# Case for a Multi-level Converter

## Two-Level Totem-Pole PFC


- $1 \times V_{DC}$  EMI,  $1 \times I_{Ripple}$  EMI
- Requires 2-Stage Filter



## Four-Level Flying Capacitor Totem-Pole PFC


- $1/3 \times V_{DC}$  EMI,  $1 \times I_{Ripple}$  EMI
- Requires Single-Stage Filter
- Higher current control BW

- **Switching FETs (kHz)**
- **Sync Rectifiers (Hz)**
- **Flying Capacitors**



# Electrical Performance


EPC design excludes low power optimization; e.g. active dead-time




# Digital PFC Using the dsPIC<sup>®</sup> DSC

---

# PFC Control Scheme




# Digital Implementation - IPFC





# I PFC Control Scheme




# Design Issue and Tips

---


# $V_{AC}$ Zero-xover Soft-start on TTP PFC

At  $V_{AC}$  zero-xover :

- Potential for large current spikes, if timing is wrong.
- Therefore, switching is stopped approaching zero-xover.
- Soft-start operation used on the other side of zero-xover.
  - Duty cycle begins small and is increased over 10-20 cycles
  - Until  $D_{SS}$  is the same as  $D_{loop}$  calculated from the PFC control loop
  - Then PFC control loop takes over (until the next zero-xover)





# ACMC PFC



# When Power Factor = 1



$$PF = \frac{\text{Real Power}}{\text{Apparent Power}} = \cos \phi$$



$$V_{AC} = I_{AC} * R_e$$

$$R_e = \text{PFC等效電阻}$$

# OCC(One Cycle Control) PFC



➤  $V_{AC} = I_{AC} * R_e$ ,  $R_e = \text{PFC 等效電阻}$

➤ CCM Boost Converter:

◆  $V_{AC} = V_O * (1-D)$ ,  $D = \text{Duty Cycle}$

◆  $I_{AC} = (1-D) * V_O / R_e$

◆  $I_{AC} * R_s = (1-D) * V_O * R_s / R_e$ ,  $R_s = \text{電感電流採樣電阻(增益)}$


◆  $I_{AC} * R_s = (1-D) * V_m$ ,  $V_m = V_O * R_s / R_e$

◆  $V_m - I_{AC} * R_s = D * V_m = \frac{1}{T} \int_0^{DT} V_m(t) dt$


➤ 定義:

◆  $T_s$  為 PWM 週期時間

◆ 
$$\begin{cases} V_1(t) = V_m - I_{AC}R_s \\ V_2(t) = \frac{1}{T} \int_0^{DT} V_m(t) dt \end{cases} \quad 0 < t < T_s$$






# OCC(One Cycle Control) PFC



- $V_{AC} = I_{AC} * R_e$ ,  $R_e = \text{PFC等效電阻}$
- CCM Boost Converter:
  - ◆  $V_{AC} = V_O * (1-D)$ ,  $D = \text{Duty Cycle}$
  - ◆  $I_{AC} = (1-D) * V_O / R_e$
  - ◆  $I_{AC} * R_s = (1-D) * V_O * R_s / R_e$ ,  $R_s = \text{電感電流採樣電阻(增益)}$
  - ◆  $I_{AC} * R_s = (1-D) * V_m$ ,  $V_m = V_O * R_s / R_e$
  - ◆  $V_m - I_{AC} * R_s = D * V_m = \frac{1}{T} \int_0^{DT} V_m(t) dt$
- 定義:
  - ◆  $T_s$ 為PWM週期時間

◆ 
$$\begin{cases} V_1(t) = V_m - I_{AC}R_s \\ V_2(t) = \frac{1}{T} \int_0^{DT} V_m(t) dt \end{cases} \quad 0 < t < T_s$$

# OCC(One Cycle Control) PFC







# OCC(One Cycle Control) PFC

- 透過單週期控制法，PFC不需要量測輸入電壓也能控制PFC
- 單週期控制法是延伸基本電感公式所開發出來，其適用範圍不侷限於PFC，其他架構也能使用。

# Vac Feedback Signal Distortion





C1 (yellow):  $I_L$   
 C2 (red):  $V_{AC\_IN}$   
 C4 (green): Vac Reference (DAC Output)

Time Base: 2 ms/div

# Discontinuous Mode of Operation


- $V_{AC}$  varies from 0V to  $V_{AC}(PK)$  on every sine wave cycle causing boost converter to operate in DCM (occurs near zero crossings and depends on load)
- The Boost Converter will operate in DCM when: 
$$i_{AC} < \frac{(V_{AC} \cdot D \cdot T_S)}{2L}$$



# Discontinuous Mode of Operation

- When inductor current becomes discontinuous the current sampling point (PDC/2) is no longer the average inductor current
- With the CT in series with boost MOSFET, we only see  $t_{on}$  current. Additional circuitry is needed to see when inductor current reaches zero to determine  $t_{off}$


No longer the average  
Inductor current





$$I_{sense\_avg} = \frac{I_{sense\_pk}}{2} * (t_{on} + t_{off}) f_s$$

# DCM Correction - I

- Add a correction factor in the current control algorithm to account for the measured inductor current not being the average.
- Proposed solution is to modify the sense current ( $I_{sense}$ ) with respect to the  $V_{ac}$ ,  $V_{out}$ , and compensator output.




$$I_{sense\_cor} = \frac{V_{out}}{V_{out} - V_{AC}} * Comp_{out} * I_{sense}$$



# DCM Correction - 2



- Using Over-sampling Feature

No longer the average  
Inductor current




# Adaptive Bulk Voltage

- At light loads the bulk voltage is reduced to improve efficiency by reducing the switching losses
- Output bulk voltage reference can be increased as soon as a load transient is detected
- For large load transients, bulk voltage “boost” can be added to improve transient response – control loop coefficients are modified



# Adaptive Switching Frequency

- To improve system efficiency even further at light load conditions, the switching frequency can be reduced
- When a load transient is detected, frequency is instantly increased to nominal frequency to maintain good response
- Additional algorithms are required for handling frequency change





# Burst Mode




Test condition: Low line and less than 5% load

# Light Load Current iTHD

- **In very light load conditions majority of the input current goes into the X-capacitors in the EMI filter**
  - Because we used a CT in the switch path, we do not see this current drawn from the source and as a result our THD will suffer
  - We can add a routine that compensates for this current
    - We know the capacitance, input frequency, and input voltage
    - We can calculate in real time how much current is going into the X-caps and compensate (add) this to our current reference
- **Might also find that certain harmonics are being drawn by the system and again the control loop is not accounting for them**
  - Can add current harmonic injection routine into the current loop compensator that will the reduce the percentage of current drawn at these harmonics

# Light Load Current iTHD




P.F = **0.701**, iTHD = **30.1%**

X Cap. = 2x 0.47uF + 1x 1.5uF = 2.44uF

# Light Load Current iTHD

Input Voltage  
Input Current

DC Bus




P.F = **0.936**, iTHD = **10%**

X Cap. = 2x 0.47uF + 1x 1.5uF = 2.44uF


# What if impedance of PFC is not zero?

- PFC-Inner Loop measurement



# What if impedance of PFC is not zero?


- Block diagram of a single-phase boost PFC converter including LISN and EMI receiver.



<https://www.semanticscholar.org/paper/Improving-9-150-kHz-EMI-Performance-of-Single-Phase-Davari-Hoene/5ecc0b90385c8cda1a35c632d4b2bef36dfa9a29>

# Impedance


Impedance is a combination of capacity, resistance and inductance where the absolute value is determined by the frequency



# Typical EMI filter attenuation

<https://www.ednasia.com/how-parasitics-create-an-unexpected-emi-filter-resonance/>


Typical Attenuation





# Input Ripple Rejection

- **General power supply block diagram:**




- **The questions:**

- Can the DC/DC converter reject the ripple from PFC output?
- How to calculate the ripple reduction with DC/DC converter?


# Input Ripple Rejection


- Can the DC/DC converter reject the ripple from PFC output?
  - Yes, but... not to ZERO.



# Input Ripple Rejection


- How to calculate the ripple reduction with DC/DC converter?
  - For example: PFC + Phase-sifted Full Bridge DC/DC
    - Input ripple: 100Hz or 120Hz  $V_{pp} = 10V$
    - **30% Overlapped Duty** => Duty cycle gain =  $20 \times \log_{10}(30\%) = 10.5dB$
    - **Turn ratio  $N_p : N_s = 20 : 1$**  => Turn ratio gain =  $20 \times \log_{10}(1/20) = 26dB$
    - **Total reduction gain =  $10.5+26 = 36.5dB$**
    - Output ripple **WITHOUT** loop compensator  
=  $10V / \text{Total reduction gain} = 10V / 66.8 = 150mV$





# Input Ripple Rejection

- How to calculate the ripple reduction with DC/DC converter?
  - For example: PFC + Phase-sifted Full Bridge DC/DC
    - Total reduction gain =  $10.5 + 26 + 38.283 = 75\text{dB}$
    - Output ripple **WITH** loop compensator  
=  $10\text{V} / \text{Total reduction gain} = 10\text{V} / 5623 = \mathbf{1.78\text{mV}}$
    - Ripple improvement:
      - $\mathbf{150\text{mV} \Rightarrow 1.78\text{mV}}$



# Not The End

- **150mV => 1.78mV is not the end because of more conditions:**
  - Duty Cycle Gain would not be fixed
  - Component tolerance => Gain tolerance
  - PWM resolution
  - Feedback resolution
  - Compensator resolution
  - etc...
- **A question for you...**
  - Can control-loop of DC/DC converter ask for more?

# Low Freq Gain Improvement

File & Function Label

Name Prefix:  ?

Controller **Source Code Configuration** Advanced

Controller Selection

Controller Type:

Scaling Mode:

Input Gain

Input Data Resolution:  Bit

Input Signal Gain:

- Normalize Input Gain
- Feedback Offset Compensation
- Enable Singal Rectification Control

Compensation Filter Settings

Sampling Frequency:  Hz


Cross-over Frequency of Pole At Origin:  Hz

Pole 1: <input type="text" value="80k"/> Hz	Zero 1: <input type="text" value="2k"/> Hz
Pole 2: <input type="text" value="80k"/> Hz	Zero 2: <input type="text" value="6.5k"/> Hz
Pole 3: <input type="text" value="80k"/> Hz	Zero 3: <input type="text" value="8k"/> Hz
Pole 4: <input type="text" value="80k"/> Hz	Zero 4: <input type="text" value="80k"/> Hz

Frequency Domain **Execution Time** Block Diagram Source Code Output Info



Frequency:  Hz | Magnitude:  dB | Phase:  ° | Phase Errosion  °



**Bode Plot Settings**

Frequency

Start:  Hz

Stop:  Hz

Points:

Magnitude/Gain

Min:  dB

Max:  dB

Div:  dB

Phase

Min:  °

Max:  °

Div:  °


Filter Coefficients

Number Analysis **Settings History**


Coefficient	Float	Bsft-Scaler	Scaled Float	Fractional	FP Error
<b>A-Coefficients</b>					
A1	-1.068375943958210	-1	-0.534187971979105	-0.534179687500000	-0.002%
A2	0.464058801878830	-1	0.232029400939415	0.232055664062500	0.011%
A3	1.051261978219920	-1	0.525630989109959	0.525634765625000	0.001%
A4	0.481559789071414	-1	0.240779894535707	0.24078369140	



# Input Ripple Rejection Improvement @ Full Load



3P3Z Controller at 100%Load  
Gain about **10db** (100~500hz)



**6P6Z** Controller at 100%Load  
Gain increase about **35db** (100~500hz)




# Microchip Digital Power Solutions


---

# PIC16(L)F176X/177X Family

## Intelligent Analog Integration with XLP






# 1,2,3 and 4 Channel Drive



# PIC16(L)F176X/177X Family

## Development Tools

### 25W CIP Hybrid Power Starter Kit



# Automotive Exterior Lighting

## 15W SEPIC LED Driver

- **Technical Data:**

- $V_{IN}$ : 6...45V
- $V_{OUT}$ : 3...50V
- $I_{OUT}$ : 100 ... 700 mA
- $P_{MAX}$ : 15 W
- $f_{SW}$ : 350 kHz
- $f_{DIMM}$ : 200 ... 2,000 Hz

- **Special Features:**

- Binning
- Temperature Monitoring
- Over Temperature Power Derating & Shut Down
- High Resolution Weber-Fechner Dimming
- Progressive Spread Spectrum Modulation
- Enhanced Diagnostics & Fault Handling
- Active, independent Fault States



*Generic Automotive Exterior Lighting Signaling LED Driver for Daytime Running Lights, Turn Signals, Fog Lights and Signatures in Headlights*

Part-No.: **APP-EDF19-1**

# Automotive Exterior Lighting

## 15W SEPIC LED Driver



<http://ww1.microchip.com/downloads/en/Appnotes/AN3343-MCC-SMPS-Lib-Config-for-SEPIC-LED-Driver-Demo-Board.pdf>  
**AN3343**



**AN3343**

### MCC SMPS Library Configuration for SEPIC LED Driver Demo Board

#### Introduction

Author: Kristine Angelica Sumague, Microchip Technology Inc.

The Single-Ended Primary Inductance Converter (SEPIC) LED Driver Demo Board is a hardware platform designed to demonstrate the flexible control capabilities of Microchip's Core Independent Peripheral (CIP) hybrid power microcontroller. It is used in a Switched Mode Power Supply (SMPS) LED application. The board incorporates the PIC16F1769 as a freely programmable Power Management Integrated Circuit (PMIC) device, which will be programmed with the code generated using the MPLAB® Code Configurator (MCC) SMPS Library.

In this Application Note, the MCC SMPS Library is utilized for quick and easy configuration and code generation of peripherals used in the SEPIC LED Driver Demo Board. The MCC SMPS Library is a user-friendly add-on that needs to be installed on top of the MPLAB® X Integrated Development Environment (IDE) and MCC. This library generates drivers for controlling and driving the peripherals of CIP hybrid power microcontrollers based on the settings and selections made in its Graphical User Interface (GUI). For more information about the SEPIC LED Driver and MCC SMPS Library, refer to the SEPIC LED Driver Demo Board for Automotive Applications and MPLAB® Code Configurator Switch Mode Power Supply Library User's Guide.

Figure 1. SEPIC LED Driver Demo Board





# mikroBUS SR Buck

## Power Click Board Rev 2.0

- Sync Buck Click Board Spec:

- $V_{in} = 9V$
- $V_{out} = 3.3V$
- $I_{out} = 1A$
- $L = 33\mu H$
- $C = 220\mu F$  ESR = 120 m $\Omega$




# PIC16(L)F176X/177X Family

## Development Tools

**MPLAB® Mindi™ Analog Simulator**


**Enable analog circuit design with Microchip**






# dsPIC33C Family

## Single Core dsPIC33CK




## Dual Core dsPIC33CH



# Main / Secondary Interface (MSI)


Example: dsPIC33CH512



Configurable direction for all 16 mailboxes  
Configurable interrupt operation for mailboxes & FIFOs


# dsPIC33CH Family

## Pin Ownership Mux



# dsPIC33CH Family

## Dual Core Debug




- **MPLAB® supports parallel debug sessions**
- **Main core programs secondary core, hosts image**
- **Debug is independent**
- **Changes to secondary core code are placed back into main core's image**
- **Breakpoints on either core can be configured to halt the other core or leave it running**


# dsPIC33CK Family Packages

## Wide range of packages from 28 to 80-pin


Package Types




28-lead uQFN (2N)  
6 x 6 x 0.5 mm  
with corner anchors  
(Lead Pitch: 0.65 mm)



48-lead uQFN (M4)  
6 x 6 x 0.5 mm  
with corner anchors  
(Lead Pitch: 0.4 mm)



28-lead uQFN (M6)  
**4 x 4 x 0.6 mm**  
with corner anchors  
(Lead Pitch: 0.65 mm)



36-lead uQFN (M5)  
5 x 5 x 0.5 mm  
with corner anchors  
(Lead Pitch: 0.4 mm)



64-lead QFN (MR)  
9 x 9 x 0.5 mm  
(Lead Pitch: 0.5 mm)



28-lead SSOP (SS)  
10.2 x 5.3 x 2 mm  
(Lead Pitch: 0.65 mm)



48-lead TQFP (PT)  
7 x 7 x 1 mm  
(Lead Pitch: 0.5 mm)




64-lead TQFP (PT)  
10 x 10 x 1 mm  
(Lead Pitch: 0.5 mm)




80-lead TQFP (PT)  
12 x 12 x 1 mm  
(Lead Pitch: 0.5 mm)

28 to 80 pins




# dsPIC33CH Family Packages

Wide range of packages from 28 to 80-pin




# dsPIC33CH1024 Family

Preview – 6 ADCs, 8 Analog Comparators, 12 PWM Pairs, 3 PGAs



# dsPIC33CH1024 Family

## Packages





# Royalty-Free\* Reference Designs

## Available Today


- 750W AC/DC Supply
  - *Semi-Bridgeless PFC*
  - *Zero Voltage Switching Full-Bridge with Peak Current Mode Control using Digital Slope Compensation and Synchronous Rectification*
- 720W Platinum-rated AC/DC Supply
  - *IPFC + interleaved 2-switch forward conv with SR*
  - *Adaptive algorithms to achieve > 94% efficiency*
- Enhanced Solar Micro Inverter
  - *250W panel input, grid-tied output*
  - *MPPT to achieve 94.5% efficiency (peak)*
- 1KW Pure Sine Wave UPS
  - *Offline UPS system*
  - *Push-pull converter & full-bridge inverter*
- Interleaved Power Factor Correction
  - *Two phase interleaved PFC*
  - *Up to 400VDC output, 350W sustained*
- DC/DC LLC Resonant Converter
  - *Zero Voltage Switching on half-bridge conv*
  - *Zero Current Switching on synch rectifier. >95% eff*
- Quarter Brick DC/DC Converter
  - *Phase-shifted full-bridge topology*
  - *Planar magnetics and non-linear control for efficiency*



\*Royalty-free when used in accordance with Microchip's licensing agreement

# SR Buck Power Click Board for Hand-ON

- SR Buck Power Click Board Spec:
  - $V_{in} = 8\sim 12V$
  - $V_{out} = 5V$
  - $I_{out} = 1A$
  - $L = 33\mu H$
  - $C = 220\mu F$  ESR = 120 m $\Omega$
  - $f_{sw} = 250$  kHz (Deadtime=150ns)
  - $f_x = 10$  kHz
  - P.M. = 60°
- Control loop design:
  - PWM Gain = 21.58dB @12Vin
  - $f_0 = 833$ Hz
  - Double Zero for  $f_R = 1.868$ kHz
  - One pole for  $f_{ESR} = 6.029$ kHz
  - One pole at  $f_{sw}/2 = 125$ kHz



# MPLAB<sup>®</sup> Starter Kit for Digital Power -3


## Features:

- dsPIC33CK256MP based
- Independent buck and boost DC/DC converters
- LCD display, status LEDs, temperature sensors
- Configurable resistive loads
- PKOB-4 On-board debugging / programming via USB

## Package Contents:

- Board (~ 5" x 2.5")
- Mini USB cable
- 9V Power Supply
- Info Sheet with schematic


\$199.99



Order # DM330017-3

# Digital Power Development Board

- Uses new Digital Power PIMs
- Micro Elektronika mikro BUS Socket
- PWM & GPIO Test pins
- Analog Input test pins
- BNC Connector
- Analog potentiometers
- Push button
- Solder pad- Scope ground connection
- Prototyping field (2.54mm raster)



**Part Number: DM330029    \$112**

# New Digital Power PIMs

- **Building blocks for Microchip's digital power development boards**
  - Controller easily swapped out for evaluation of various dsPIC33 family members
- **Flexibility for prototyping with PCBs that use this standardized DP PIM connector**
- **Features**
  - ICSP™ programming header
  - On-board LDO with Power Good (PG) function
  - Micro USB connector
  - MCP2221A USB to UART/I2C serial converter
  - Edge connection for analog inputs/outputs, PWM outputs and GPIO ports
  - Test point loop for DAC output




Available today @ \$49 each




Available DP PIMs	Part Number
dsPIC33EP128GS808	MA330043
dsPIC33CK256MP508	MA330048
dsPIC33CH512MP508	MA330049

# LV PFC Development Board

- **Low Voltage PFC**
  - Vin: 12 - 24V AC
  - Vout: 31 - 42V DC
  - ~50W Max
- **Topology**
  - Single phase or Interleaved dual phase
  - Firmware for:
    - Continuous Conduction Mode
    - Critical Conduction Mode (a.k.a. Transition Mode or Boundary Mode)
- **Uses DP PIM controller modules**
- **Companion DC/DC Interleaved LLC Development Board In Development**
- **Part # DV330101 \$375**



# Automotive Bidirectional DC/DC Bus Converter



# Vienna PFC Reference Design

## The primary stage of a High-speed EV Charger

- 30 kW Vienna rectifier topology
- 98.5 % peak efficiency
- 3-phase 380/400 VAC, 50 Hz/60 Hz input voltage
- <5 % current THD at half and full loads
- Microchip 700 V, 15 mOhm SiC MOSFETs mounted on AVVID MaxClip heat sinks to reduce communication loop inductance and voltage spikes across devices
- PCB design according to IEC standards, with consideration for safety, current stress, mechanical stress, and noise immunity
- dsPIC33CH controller with verified open-source software using 3-level modulation for digital control



**Matching 30kW LLC  
charger in development**



# Transphorm's 4 kW Bridgeless Totem-Pole PFC

## dsPIC33CK and Transphorm's SuperGaN™

- > 99% peak efficiency
- < 2% THDv with < 3% THDi noise distortion
- > 0.99 PF
- Zero Load / High Load startup ability





Test Setup and Conditions	
Evaluation Kit	TDTTP4000W066C-KIT
Operating frequency	66 kHz
Input voltage	85 Vac to 265 Vac
Output voltage	385 Vdc $\pm$ 5%
Digital power PIM	dsPIC33CK256MP506
GaN device	TP65H035G4WS
Gate resistor	30 $\Omega$
Gate ferrite bead	200 $\Omega$ @ 100MHz

# EPC's 300W 1/16<sup>th</sup> Brick IBC Converter

## Reference Design Features

- Microchip dsPIC33CK digital signal controller
- EPC GaN FETs with 3.2 mΩ RDS(on)
- Two-phase synchronous buck topology
- 48 V in -> 12 V out
- **Power density: 730 W/in<sup>3</sup>**
- Output power: 300 W
- Peak efficiency: 95.8%
- Size: 1.3 x 0.9 x 0.4"




# Summary

- **Power Factor Correction reduces energy losses and overall costs and is required on most switch mode power supplies**
- **Implementing active PFC especially digital PFC, is quite complex but can achieve high PF, low iTHD, and work with universal mains.**
- **The dsPIC<sup>®</sup> DSC enables advanced PFC techniques for improved system performance**

# Training Courses For Power Management

- **Microchip University – Power Management**
  - <https://mu.microchip.com/page/power-management>



**Creating a Digital Power Supply from Scratch**

This class covers the entire process of creating a digital power supply

**MPLAB® POWERSMART DEVELOPMENT SUITE** **IS HERE!!**

免費 73分

# Follow Microchip Technology Taiwan on Facebook!

**我們有粉絲專頁了!**



 **快來按讚追蹤吧~**



The image shows a simulated Facebook post from the page 'Microchip Technology Taiwan'. The post features the company logo and tagline 'SMART | CONNECTED | SECURE' at the top. The main content is a blue megaphone set against a city skyline at night. The post has received 25K likes, 1.3K comments, and 10K shares. The interface includes icons for liking, commenting, and sharing. The background of the entire graphic is blue with various social media icons like thumbs up, hearts, and laughing faces.




# The Book For Reference 😊

HYBRID & FULL DIGITAL  
POWER CONTROL COOKBOOK

## 混合式數位與全數位 電源控制實戰

- 從韌體與硬體工程師的角度同時出發，適用各類電源工程師！
- 多處加入設計技巧分享與提醒，少走冤枉路！
- 動手實驗過程鉅細靡遺，初學者也能按圖施工，保證成功！
- 從理論、模擬、混合式數位實作到全數位實作，一本書學會四種技巧！



混合式數位與全數位電源控制實戰

HYBRID & FULL DIGITAL  
POWER CONTROL COOKBOOK

李政道 編著

全華

10510



零基礎學切換式電源控制



## 混合式數位與全數位 電源控制實戰

李政道 編著

HYBRID & FULL DIGITAL  
POWER CONTROL COOKBOOK

全華  
10510

### 作者影音教學頻道



YouTube



BiliBili

### 其他教學資源



Microchip YouTube



Microchip University



Microchip Intelligent Power



Omicron YouTube

### 作者影音教學頻道



YouTube



BiliBili

### 其他教學資源



Microchip YouTube



Microchip University



Microchip Intelligent Power




Omicron YouTube

ISBN 978-986-503-557-0



9 789865 035570

NTS 700



00700


# More Resources...

YouTube

bilibili

硬声

facebook



# May The *Power* Be With You

**KNOWLEDGE IS  
POWER**

Massive power density in the smallest packages

*Thanks!*

